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Abstract
We present a silicon-on-insulator (SOI) pass-transistor logic
(PTL)gatewithanactivebodybiascontrolcircuitandcompare
the proposed PTL gate with other types of PTL gates with dif-
ferent body bias circuits in two different 0:13¹m SOI CMOS
technologies. The experimental results show that the proposed
SOI PTL gate using the body bias controlled technique is su-
perior in terms of performance and power consumption than
other DTMOS PTL gates.
1 Introduction
SOI dynamic threshold voltage MOSFET (DTMOS)[1] has
been shown to be very effective to realize high-performance
and low-power systems using extremely low supply voltages.
Since the gate and body of a DTMOS transistor is connected
together, the controllability of the gate over the cannel can be
improved for SOI devices and the device performance can be
furtherimprovedbythevirtueofreduceddevicethresholdvolt-
age. However, the major drawback of conventional DTMOS is
that it suffers from a signiﬁcant amount of current when the
supply voltage is higher than diode turn-on voltage which is
approximately 0:7V . One way that can alleviate the drawback
is to use auxiliary transistors so that the body voltage of the de-
vice is clamped on the voltage below the diode turn-on voltage,
and a great deal of effort has been made for static SOI CMOS
circuits[1, 2, 3, 4].
With power being more and more a limiting factor in high
density and high-performance VLSI designs, PTL circuits have
received a great deal of attention as an alternative high-speed
and low-power circuit style. And, the applications of DTMOS
technique to PTL have also been proposed in [5, 6, 7]. How-
ever, since DTMOS PTL with body biasing circuit is an emerg-
ing circuit style, not enough work has been carried out to fur-
ther examine its effectiveness particularly in deep submicron
technologies. The basic SOI PTL structure in [5, 6, 7] uses
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nMOS-only pass transistor trees to reduce cell size. The full
rail-to-rail swing of the output signal is restored by an extra
level restoring logic at the output of a SOI PTL gate. The ex-
istence of level-restoring logic at the output of PTL gates not
only slows down the PTL gates due to potential drive-ﬁghts,
but also increases their power consumption.
In this paper we present a new SOI PTL gate where an ac-
tive body control circuit is used to allow increase in supply
voltages, and we compare the proposed SOI PTL gate with
other SOI DTMOS PTL types. The experimental results using
two different 0:13¹m SOI technologies show that the proposed
SOI PTL gate with one auxiliary transistor for each nMOS and
pMOStransistorshowsasigniﬁcantperformanceimprovement
and power reduction over the other SOI DTMOS PTL gates.
The remaining part of this paper consists of four sections. In
Section 2 basic body bias control technique for pass-transistor
will be reviewed. The detailed analysis for three PTL gates
using body bias control circuit will be given in Section 3. Sec-
tion 4 shows the experimental results. Concluding remarks are
given in Section 5.
2 Body Bias Control Techniques for
Pass-Transistor
The nMOS pass-transistor circuit with active body bias circuit
shown in Figure 1(a)[6] uses two auxiliary transistors, Na1 and
Na2, to clamp main transistor body voltage. However, this DT-
MOS conﬁguration requires a signiﬁcant amount of extra sil-
icon area due to two auxiliary transistors. In addition, since
the body potential of the main transistor is divided between
two auxiliary transistors, it may not rise high enough to speed
up the signal transfer from source to drain. The asymmetrical
dynamic threshold pass-transistor (ADTPT)[7] scheme shown
in Figure 1(b) can achieve faster signal transfer from source
to drain because the main transistor body potential can be in-
creased to further than that of the main transistor body in Fig-
ure 1(a). The main drawback of these two DTMOS schemes
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Figure 1: Different body bias control circuits for DTMOS
using auxiliary transistor(s) to allow increase in supply volt-
ages is that the capacitance at gate terminal is increased be-
cause the gate of auxiliary transistor is connected to the gate of
the main transistor. The DTMOS pass-transistor in Figure 1(a)
sees more gate capacitance than that in Figure 1(b). There-
fore, the circuit in Figure 1(b) is expected to be faster than
Figure 1(a).
Figure 1(c) shows one of the body bias control circuits pro-
posed in [4] for SOI DTMOS static gates. As shown in the
ﬁgure, the gate of auxiliary transistor Nac is connected to the
source of the main transistor Nmc, and the source of Nac is
also connected to the source of Nmc. Therefore, the capaci-
tance seen at the gate of main transistor Nmc is reduced com-
pared to both DTMOS pass-transistor techniques in [6, 7]. The
main advantage of this body biasing technique can explained
as follows.
When VG and VS are both high, the auxiliary transistor Nac
is off. Since Nac is off by the fact that the voltage difference
gate and drain connected to main body is less than Vt, the ca-
pacitive coupling between the body and the drain of the aux-
iliary transistor Nac is not shielded by a channel. When VS
goes to low, the capacitive coupling between the main transis-
tor Nmc body and the gate/source of Nac quickly discharges
the body charge, and the body voltage dropped to the voltage
above zero level because of capacitive coupling. However, the
DTMOS schemes in Figures 1 (a) and (b) pulls the body volt-
age down to zero because the auxiliary transistors, Na1 and
Nab, are turned on during the discharge process. When VS in
Figure 1(c) goes to high, the initial body potential is increased
by the capacitive coupling. When the gate voltage is increased
above the Vt of Nac, Nac is on and the body charging process
is accelerated. This body charging process is also faster than
those of in Figures 1 (a) and (b).
Furthermore, the performance of pass-transistor in [7] is de-
termined only for the delay from source to drain when the input
signal at source switches from low to high. However, in a PTL
circuit, a signal path can be from source to drain when the gate
is in high-state or from gate to drain when the source is low
or high. Assuming that the source voltage VS is high and the
gate signal (VG) changes from low to high, Figure 1(c) can
take the full advantage of dynamic threshold voltage. When
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Figure 2: The body v oltage of main transistors in Figure 1
the source v oltage VS is high and the gate voltage VG is low,
the body of the main transistor Nmc in Figure 1(c) stays a level
higher than the main body of Figures 1 (a) and (b) as shown
in Figure 2. This is because the capacitive coupling through
Nac charges the main body of Figure 1(c) while the main body
of Figures 1 (a) and (b) stays low because the auxiliary tran-
sistors are off. As VG goes to high, the body voltage of the
Nmc is further increased. As shown in Figure 2, the body volt-
age of Figure 1(c), Vbody (c), is higher than the body voltage
of the main transistors in Figures 1 (a) and (b). Therefore, the
DTMOS pass-transistor using active body biasing technique in
Figure 1(c) is faster than the methods in [6] and [7]. When
the gate voltage VG is high and the source voltage VS changes
from low to high, Figure 1 (c) sees slightly higher capacitance
than Figures 1 (a) and (b) because of the auxiliary transistor
Nac. However, the auxiliary transistor Nac is small and the de-
lay from the source to drain also mainly depends on the body
potential of the main transistor. Since Figure 1 (c) maintains
higher body potential than that of Figures 1 (a) and (b) because
of capacitive coupling through Nac, the delay from the source
to drain of Figure 1 (c) is also smaller than that of Figures 10.01
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Figure 3: Normalized average delay of pass-transistors with
different body control scheme.
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Figure 4: DTMOS PTL using symmetrical and ADTPT struc-
ture. (a)Symmetrical structure. (b)ADTPT structure
(a) and (b). Figure 3 sho ws the average delay of the circuits
in Figure 1. In Figure 3, SYMM, ADTPT , GST , GND repre-
sent the normalized average delay of Figure 1(a), Figure 1(b),
Figure 1(c), and body-grounded pass transistor , respecti vely .
3 Dynamic Threshold PTL Gates
Dynamic threshold transistor structure shown in Figure 1(c) in
[4] was intended and experimented in context of static CMOS
circuits only. Its suitability and performance characteristics for
PTL logic has not been fully understood. The effect of thresh-
old voltage drop can have signiﬁcant impact on performance
in DTMOS because DTMOS is usually operated at lower volt-
age for low-power applications. The previous methods of SOI
PTL[6, 7, 8] using only nMOS for the signal path of non-
control inputs suffers from the threshold voltage drop and re-
quires a level restoring logic at the output of pass-transidtor
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Figure 5: (a)DTPTL+ structure. (b)A v ariation of DTPTL+
when signal B is connected to ground
resulting in signiﬁcant increase in po wer and delay . Therefore,
the SOI PTL types with nMOS or pMOS only circuits for the
non-control signal path will not be considered in this paper . In-
stead, a SOI PTL type which uses both nMOS and pMOS tran-
sistors will be considered. Figure 4 (a) and (b) sho ws the SOI
DTMOS PTL implementations, that performs the XOR func-
tion, using symmetrical and ADTPT techniques, respecti vely .
As sho wn in Figure 4, the body of each nMOS (pMOS) main
transistor in symmetrical DTMOS PTL is connected to the
source/drain of two auxiliary nMOS (pMOS) transistors while
the body of each nMOS (pMOS) main transistor of ADTPT
is connected to the drain (source) of only one nMOS (pMOS)
auxiliary transistor .
Let’ s examine the switching characteristics of these circuit
structures in PTL logic. When VA is low and VC is high,
the pMOS main transistors, Ps and Pd, of symmetrical and
ADTPT are on while nMOS main transistors (Ns and Nd) are
off. The body voltage of Ps and Pd is high. As VC changes
from high to low, the initial discharge path from output Z to
input C is formed by the main transistors Ps and Pd for sym-
metrical and ADTPT structure, respectively. Since both Vsbp
and Vdbp are high, the discharging speed through pMOS for
both circuits is almost same. At the same time, the body volt-
age of nMOS main transistors, Vsbn and Vdbn, are pulled down
by the capacitive coupling of the main transistors (Ns and
Nd) which are in off-state. When input VC goes down below
device threshold voltage Vt, the discharging path is changed
from pMOS main transistor to nMOS main transistor. From
this time, the discharging speed of the body voltage of Nd is
quicker than that of Ns. This is because the body of Nd is
pulled down by the auxiliary transistor Nad which is in on-
state while the body voltage of Ns is pulled down slowly by
the effect of the auxiliary transistor Nas2. Since the decreas-
ing speed of Vsbn is slower than that of Vdbn, the symmetrical
structure is faster than ADTPT structure as shown in Figure 6.
Figure 5(a) shows another DTMOS PTL structure referredTime(nsec)
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Figure 6: The body voltages of the pMOS and nMOS main
transistors. Vz(1), Vz(2), and Vz(3) represent the output volt-
age of DTPTL+, Symmetrical, and ADTPT PTL gates, respec-
tively.
to as DTPTL+. For the DTPTL+ case, when VA is low and VC
is high, the body voltage of pMOS main transistor, Pp, is much
lower than that of symmetrical and ADTPT because a small
amount of charge is injected to the body of Pp by off-state aux-
iliary transistor Pap during the body charging process. During
discharging when VC goes down, the auxiliary transistor Pap
is on and the body of Pp quickly discharges to zero as shown
in Figure 6. On the other hand, the body of nMOS main tran-
sistor Np is not pulled down to ground level because Nap is in
off-state during the discharge. The voltage discharging speed
through nMOS main transistor is also faster than symmetrical
and ADTPT structure. Therefore, DTPTL+ is faster than the
other two DTMOS PTL structure.
When the PTL structures described above used in SOC ap-
plications, the load capacitance of driving gate can be reduced
by removing some of the main and auxiliary transistors as
shown in Figure 5(b).
4 Experimental Results
The SOI DTMOS PTL gates described in Section 3 were im-
plemented in two different 0:13¹m SOI CMOS technologies
(process A and process B). The main difference between pro-
cess A and process B is that the channel doping density of pro-
cess B is lower than that of process A. Therefore, the threshold
voltage of process B is slightly lower than that of process A,
and the transistors in process B is leakier than those in pro-
cess A. As such, the body effect in process B will not be as
pronounced as that in process A. Most of existing research on
DTMOS used partially depleted SOI (PDSOI) process models
with a great deal amount of body effect. Process A resembles
the PDSOI characteristics of most of the PDSOI processes on
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Figure 7: Normalized a verage delay vs. supply v oltage (Pro-
cess A).
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Figure 8: Normalized a verage delay vs. supply v oltage (Pro-
cess B).
what most of the DTMOS experiments were based. Process
B, ho we ver , is the result of tuning process parameters for bet-
ter performance and po wer consumption of standard CMOS
circuits. The goal of in vestigating DTMOS performance and
po wer consumption on two dif ferent PDSOI processes is to
better understand the impact of PDSOI parameters on DT -
MOS.
Since the signal pathes for the gates can be from non-control
inputs to output as well as from control-input to output, all pos-
sible signal pathes were chosen to compare delay and po wer
consumption. The simulation results of the DTMOS PTL
were also compared to body-grounded CMOS style PTL gate.
The simulation was done by a SPICE simulator which uses
BSIM3SOI model.
Figures 7 and 8 sho w the normalized a verage delay of the
gate using the proposed method is lo wer than that of the sym-
metrical and ADTPT structures because the threshold v oltage0
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Figure 9: Normalized average power vs. supply voltage (Pro-
cess A).
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Figure 10: Normalized a verage po wer vs. supply v oltage (Pro-
cess B).
of main transistor in the proposed gate is lo wer than that of
symmetrical and ADTPT structure. In Figures 7 and 8, bgnd,
sym, adtpt, and dtptl+ represent body-grounded, symmetrical,
ADTPT , and DTPTL+ PTL gates, respecti vely . The delay of
body-grounded PTL gate is higher than the PTL gate with body
bias control circuit. The performance gain of DTPTL+ can be
seen for both processes over the whole v oltage range. There-
fore, the DTPTL+ structure is desirable for high-performance
SOC design using PTL logic.
The normalized a verage po wer consumption, normalized
po wer -delay-product, and normalized ener gy-delay-product
are sho wn in Figures 9 and 10, Figures 11 and 12, and Fig-
ures 13 and 14, respecti vely . The a verage po wer consump-
tion of DTPTL+ is lo wer than that of symmetrical and ADTPT
structures, and the po wer consumption of ADTPT structure is
higher than that of symmetrical DTMOS PTL structure. The
po wer -delay-product and ener gy-delay-product of DTPTL+
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Figure 11: Normalized a verage po wer -delay-product vs. sup-
ply v oltage (Process A).
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Figure 12: Normalized a verage po wer -delay-product vs. sup-
ply v oltage (Process B).
circuits are also better than that of symmetrical and ADTPT
structure. Therefore, DTPTL+ is preferable for lo wer po wer
applications using PTL logic.
When the a verage po wer consumption of the circuits imple-
mented in process B is compared to that in process A, the for -
mer has a high a verage po wer consumption than the latter . This
is consistent with the characteristics of process A and B as dis-
cussed earlier . As sho wn in Figures 11 and 12, the a verage
po wer -delay-products for circuits in process A increase signif-
icantly when supply v oltage is less than 0.5V , and this trend
is very similar to the po wer -delay-product curves reported in
[6]1, while the a verage po wer -delay-products for circuits in
process B decrease monotonically as the supply v oltage de-
creases. This results indicates that with leakier transistors in
SOI, the adv antage in performance and po wer consumption
1In [6], body-grounded and symmetrical SOI PTL structures were reported.0
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Figure 13: Normalized average energy-delay-product vs. sup-
ply voltage (Process A).
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Figure 14: Normalized a verage ener gy-delay-product vs. sup-
ply v oltage (Process B).
due to the ﬂoating body ef fect diminishes. Ho we ver , among
dif ferent DTMOS structures, the proposed DTPTL+ structure
performs consistently better than others in both po wer con-
sumption and performance.
5 Conclusions
We presented an SOI PTL structure with adaptive body-bias
and compared with different DTMOS PTL structures. All the
SOI PTL gates were implemented in two different 0:13¹m SOI
CMOS technologies. The experimental results show that the
DTPTL+ structure with adaptive body-bias by one auxiliary
transistor can achieve better performance than other SOI PTL
gate structures. However, DTMOS PTL structures consume
more power than body-grounded PTL structure in the same
technology because of the forward-biased diode current of the
DTMOS structures. Such a power consumption disadvantage
is further exacerbated if the ﬂoating body effect is reduced
by making the transistor leakier. However, DTMOS, and the
DTPTL+ structure in particular, maintain a signiﬁcant perfor-
mance advantage over non-DTMOS structures. The tradeoffs
between performance and power depends on details of process
parameters.
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